NOR gate


The NOR gate is a digital logic gate that implements logical NOR - it behaves according to the truth table to the right. A HIGH output results if both the inputs to the gate are LOW ; if one or both input is HIGH, a LOW output results. NOR is the result of the negation of the OR operator. It can also in some senses be seen as the inverse of an AND gate. NOR is a functionally complete operation—NOR gates can be combined to generate any other logical function. It shares this property with the NAND gate. By contrast, the OR operator is monotonic as it can only change LOW to HIGH but not vice versa.
In most, but not all, circuit implementations, the negation comes for free—including CMOS and TTL. In such logic families, OR is the more complicated operation; it may use a NOR followed by a NOT. A significant exception is some forms of the domino logic family.
The original Apollo Guidance Computer used 4,100 integrated circuits, each one containing only two 3-input NOR gates.

Symbols

There are three symbols for NOR gates: the American symbol and the IEC symbol, as well as the deprecated DIN symbol. For more information see Logic Gate Symbols. The ANSI symbol for the NOR gate is a standard OR gate with an inversion bubble connected.
The bubble indicates that the function of the or gate has been inverted.

Hardware description and pinout

NOR Gates are basic logic gates, and as such they are recognised in TTL and CMOS ICs. The standard, 4000 series, CMOS IC is the 4001, which includes four independent, two-input, NOR gates. The pinout diagram is as follows:

Availability

These devices are available from most semiconductor manufacturers such as Fairchild Semiconductor, Philips or Texas Instruments. These are usually available in both through-hole DIP and SOIC format. Datasheets are readily available in most datasheet databases.
In the popular CMOS and TTL logic families, NOR gates with up to 8 inputs are available:
In the older RTL and ECL families, NOR gates were efficient and most commonly used.

Implementations

The diagrams above show the construction of a 2-input NOR gate using NMOS logic circuitry. If either of the inputs is high, the corresponding N-channel MOSFET is turned on and the output is pulled low; otherwise the output is pulled high through the pull-up resistor.
The diagram below shows a 2-input NOR gate using CMOS technology. The diodes and resistors on the inputs are to protect the CMOS components from damage due to electrostatic discharge and play no part in the logical function of the circuit.

Functional completeness

The NOR gate has the property of functional completeness, which it shares with the NAND gate. That is, any other logic function can be implemented using only NOR gates. An entire processor can be created using NOR gates alone.
As NAND gates are also functionally complete, if no specific NOR gates are available, one can be made from NAND gates.
Note that the above figure depicts a NAND construction of a NOR gate, which only implies the functional completeness of NOR under the correct assumption that NAND is functionally complete. However, a figure representing the decomposition of all the other logical functions into compositions of NORs would show this directly, without the assumption that NAND is functionally complete.